INTRODUCTION
In modern SoC design flow, recent researches in industry and academia have discovered that flip-flops in advanced technology require less driving power. Less driving power for flip-flops implies that multiple flip-flops can be driven by a single inverter. Thus, the possibility of multi-bit flip-flop emerges in nanometer design. Multibit flipflops have the advantage of sharing single inverter, which reduces power consumption with more compact layout area. In addition, replacing original one-bit flip-flops with multibit flip-flops can reduce both sink number and sink capacitance. In this context, A preliminary version of this article [Liu et al. 2012] 
was presented in Proceedings of the IEEE/ACM Design Automation and Test Conference in Europe.
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Implementation of multibit flip-flops can also reduce clock tree power consumption by reducing the number of sinks. Less sinks implies shorter clock tree wirelength during clock tree synthesis. However, multibit flip-flops have the drawback of increasing in signal wirelength. For signals with a high activity factor, the improvement in power reduction by greedily merging flip-flops may be saturated by the increase in dynamic power consumption due to an increase in signal wirelength.
Previous Works
Previous works on optimization of flip-flops can be categorized to optimizations during the placement stage and the post-placement stage.
1.1.1. Optimization during the Placement Stage. Regarding flip-flop replacement, Lee and Markov [2011] integrate a virtual clock tree with a force-directed placer SimPL [Kim et al. 2010] . In each iteration of placement, a virtual clock tree is constructed to identify the topology of the clock tree. A contraction force is then applied on each flip-flop to motivate flip-flops to group into clusters. Eventually, reshaping the clock tree can reduce the clock tree wirelength. Experimental results show that relocating the sink position during placement can reduce clock tree wirelength by 30% and dynamic power consumption by 7%. Cheon et al. [2005] proposed a methodology based on activitybased register clustering to replace registers with a higher-switching activity factor to same-leaf clusters in clock trees. Experimental results show that replacement of register by considering the activity factor of the register can reduce switching power by 25%.
1.1.2. Optimization at the Post-Placement Stage. In terms of optimization at the postplacement stage, previous state of the art on flip-flop merging [Jiang et al. 2011; Wang et al. 2011; Chang et al. 2010] shares similar objectives on reducing the number of flipflops in order to reduce total power consumption. Reduction in the number of flip-flops is achieved by merging flip-flops to a higher-bit multi-bit flip-flop. Chang et al. [2010] tackles the problem by applying progressive window-based optimization. As a window sweeps across a given layout, an intersection graph is constructed with a predefined window size. After the intersection graph is constructed, a maximal independent set of cliques is identified to select groups of flip-flops for merging. Similarly to Chang et al. [2010] , Wang et al. [2011] applies techniques in minimum clique partitioning to identify a set of nonconflicting cliques.
In contrast to Wang et al. [2011] and Chang et al. [2010] , Jiang et al. [2011] proposed a linear-size sequence representation for identifying several clustering combinations. An interval graph is constructed to record a flip-flop's feasible region on both the X and Y direction. The X-direction interval graph provides decision points for obtaining essential flip-flops, and the Y-direction interval graph provides a maximal clique for each essential flip-flop.
Our Contributions
In this article, we propose a flip-flop merging algorithm based on agglomerative clustering. In contrast to previous works on post-placement, flip-flops are merged in a bottom-up fashion. Flip-flop merging is achieved by selecting pair of flip-flops with least increase to signal wirelength and least perturbation to original placement. Unlike those of Chang et al. [2010] and Wang et al. [2011] , our approach avoids identifying a maximal clique, which is unnecessary when the multibit flip-flop library is limited. In addition to flip-flop merging, we further investigate the effects of the relocation of merged flip-flops on clock network power consumption. In brief, our key contributions are summarized as follows.
-The proposed flip-flop merging algorithm can efficiently minimize increase in signal wirelength and perturbation to original placement. Compared to previous works on flip-flop merging, the signal wirelength connecting to flip-flops can be reduced up to 16.2% and the displacement of flip-flops up to 155.1%.
-Even with additional consideration of the increase in signal wirelength and perturbation to original placement, the proposed flip-flop merging algorithm can still reduce number of flip-flops by an additional 4.8% and 8.6% compared to Wang et al. [2011] and Chang et al. [2010] , respectively. -In consideration of the subsequent clock tree synthesis (CTS), we propose a CTSdriven flip-flop merging which can reduce wirelength in the clock network by 7.82%.
The organization for the rest of the article is as follows. Section 2 formulates the problem of flip-flop merging and relocation. Section 3 describes the construction of the intersection graph using the line sweep method. Section 4 introduces the methodology of flip-flop merging by selecting appropriate merging candidates. Section 5 demonstrates how to relocate merged flip-flops in favor of clock tree synthesis. Section 6 presents experimental results and Section 7 concludes.
PROBLEM FORMULATION
Each flip-flop is connected to an input pin and an output pin. The location of pins cannot be changed. Thus, change in total signal wirelength can only result from change in distance between each pair of pin and flip-flop. The signal wirelength of a given flipflop is defined as the summation of the Manhattan distance from a flip-flop to all the pins it connects to. Here, the given input and the problem of flip-flop merging are defined as follows. The primary objective of this work still focuses on the number of flip-flop reductions. However, increase in signal wirelength and disruption to original placement is taken into consideration when determining merging priority. Note that the given input and constraints are entirely different from the benchmark used in Lee and Markov [2011] . Since the ISPD 2005 benchmark does not specify the gate type of the input node, Lee and Markov [2011] randomly select a set of nodes to be flip-flops and consider the location of flip-flops during placement stage. In this work and the aforementioned previous work, flip-flop merging [Jiang et al. 2011; Wang et al. 2011; Chang et al. 2010 ] is performed at the post-placement stage. The given input is a set of placed designs where only the location of flip-flops can be changed while not violating the given slack and density constraints. Figure 3 is a flowchart on flip-flop merging. The proposed methodology on flip-flop merging is divided to three main parts; the first part constructs an intersection graph using the line sweep method and determines edge cost for all edges. The second part merges flip-flops based on agglomerative clustering by selecting mergeable candidate with the lowest cost. Finally, the third part places flip-flops by projecting optimal locations to valid mergeable zones followed by a breadth-first search to look for a valid location in which to place the merged flip-flop.
CONSTRUCTION OF THE INTERSECTION GRAPH
The slack value for a flip-flop can be treated as a distance budget. The farther away a flip-flop is moved from its input pins or output pins, the less slack value a flip-flop has. In this work, the slack value for a flip-flop is modeled as a distance budget. We define the movable zone of a flip-flop as the region where a flip-flop can be arbitrary positioned without violating any of the slack constraints. Since distance between two points in a chip design is measured in Manhattan distance, the movable zone of a flip-flop is a 45-degree tilted rectangle. Variable A and variable B are used to represent the four y-intercepts of the tilted rectangle. The tilted rectangle is illustrated in Figure 4 .
The mergeable zone of two flip-flops is defined as the overlapping region of two flipflops' movable zone. Figure 5 is an illustration of a mergeable zone of two flip-flops. The mergeable zone can be regarded as an edge in graph representation. To merge two flip-flops, the movable zones of the two flip-flops must overlap such that the merged flip-flop can be placed inside the overlapping region without violating any of the slack constraints for both flip-flops. For any pair of flip-flops f f i and f f j , an edge e ij exists if and only if the movable zones of f f i and f f j overlap one another.
To find all of the merge zones, the naive implementation has time complexity of O(N 2 ), which is compared to every movable zone of a flip-flop with every other movable zones. However, this approach iterates through all possible scenarios, which is inefficient. A more efficient approach is to sort all the of movable zones on the Xcoordinate and then find overlapping segments in the Y-coordinate. This approach, derived from Cormen et al. [2001] , can effectively reduce the number of comparisons. A similar technique for identifying mergeable zones is also adopted in Wang et al. [2011] . Algorithm 1 describes the procedure for constructing intersection graph for N number of the flip-flops. First, the sorted left and right X-coordinates of all movable zones are stored in an array X. A sweep line begins to scan the elements in array X. During line sweep, if the selected element corresponds to the left X-coordinate of a certain movable zone, the movable zone is stored to a container P and checks for overlap with all other movable zones stored in P. Since all movable zones are already sorted by their X-coordinates, only the Y-coordinate needs to be examined to determine whether two movable zones have overlap in Y-coordinates. When the right X-coordinate of a movable zone is selected during line sweep, the movable zone is removed from container P. The construction of the intersection graph is complete when the line sweep reaches the end of array X. Figure 6 demonstrates an example using the line sweep method. In Figure 6 (a), the sweep line first enters movable zone A, and movable zone A is stored in P. In Fig. 6 . The sweep line method first sorts the rectangle based on its X-coordinate. When the sweep line touches a rectangle, the rectangle is compared with all the rectangles stored in P. When a sweep line leaves a rectangle, that rectangle is removed from P.
ALGORITHM 1: Line Sweep Method to Identify Overlapping Rectangle
Create new edge e ij between n i and n j end end P ← P ∪ n i end else P ← P -n i end end Figure 6 (b), the sweep line enters movable zone D. Movable zone D is then compared with movable zone A and B to check whether if there exists an overlapping region. In Figure 6 (c), the sweep line leaves movable zone D, which is then removed from P. Finally, in Figure 6 (d), the sweep line leaves movable zone E, and movable zone E is removed from P.
In the worst-case scenario in which every movable zone overlaps with every other movable zone, the graph representation of such a scenario is a complete graph. The time complexity for the line sweep method in a complete graph is O(N 2 ), since no movable zone will be removed from P during the line sweep, and every inserted movable zone must compare with every other movable zone stored in P. Table I analyzes the distribution of flip-flops for obtained testcases. Each flip-flop has a movable zone. During the line sweep, each scan needs to compare with an average 4.00% of flip-flops. The maximum size of P or the maximum overlaps among all movable zones ranges from 1.18% to 43.88% of the total number of flip-flops.
FLIP-FLOP MERGING BASED ON AGGLOMERATIVE CLUSTERING
After the intersection graph is constructed, the main challenge lies in determining an appropriate objective cost for agglomerative clustering for optimization [Ward 1963 ]. In order to achieve more flip-flop reduction while considering increases in signal wirelength, the edge cost should reflect the following two criteria: (1) number of edges removed from the intersection graph and (2) increase in signal wirelength. The first criteria aims to minimize perturbation to the intersection graph, and the second criteria aims to minimize perturbation to original placement.
Agglomerative Clustering of Flip-Flops
To simultaneously consider both criteria into edge cost, the Euclidean distance between two flip-flops is used to determine the edge cost. Although signal wirelength is measured in Manhattan distance, it does not accurately reflect the magnitude of displacement. Using Euclidean distance is more accurate in reflecting the distance between two flipflops. Displacement of flip-flops can be minimized when flip-flops are merged within the shortest distance. Minimal displacement implies less increase to signal wirelength and less disruption to original placement. 
For two flip-flops to be mergeable, a valid n-bit flip-flop in a given flip-flop library 1 is required. For example, if FF-A is one-bit, FF-B is two-bit, and a three-bit flip-flop does not exist in the given flip-flop library, FF-A and FF-B can not be merged. During flip-flop merging, the edge with minimum cost is selected. If two flip-flops can be successfully merged, a new node representing the merged flip-flop is added to the intersection graph. Flip-flops being merged and edges connected to them are removed from the intersection graph. New edges connected to merged flip-flops are added to the intersection graph.
The algorithm terminates when there is no more edge left in the intersection graph. In Figure 7 (a), the edge that connects node A and node B, is selected. Node A, node B, and all edges connected to node A and node B are removed from the intersection graph. Then, the new node M AB is created and added to the intersection graph. 
Placement of Merged Flip-Flops
For a merged flip-flop to be successfully relocated, three conditions must be satisfied.
-Slack constraint must be met for all flip-flops.
-Placement density for all bins can not be violated. The given layout is partitioned into a set of bins with a given placement density constraint. Figure 8 illustrates an example of merged flip-flop placement while satisfying the density constraint. To place a merged flip-flop, the mean point of all the pins connected to merged flip-flop is first calculated. Then the location of the mean point is projected onto the boundary of the mergeable zone of two flip-flops.
The projection point is selected as the relocation point. Before placing the merged flipflop at the relocation point, the relocation point is first checked to determine whether it is being occupied and whether the placement density constraint of the placed bin is violated. If violated, a breadth-first search is conducted to search for the nearest unoccupied point in which both slack and placement density constraints are not violated.
CLOCK TREE SYNTHESIS-DRIVEN FLIP-FLOP MERGING AND RELOCATION
The relocated position of a merged flip-flop is essential to the power consumption of the clock tree. Without considering clock tree topology, a merged flip-flop only needs to be placed in a position that minimizes increase in signal wirelength. However, within the scope of clock tree synthesis, the positions of flip-flops are preferably placed in clusters. Thus, when relocating merged flip-flops, the merging points in the clock tree should be taken into consideration. Thus, as an extended version to the original flip-flop merging problem, the problem of CTS-driven flip-flop merging is defined as follows.
Clock Tree Synthesis-Driven Flip-Flop Merging Problem.
Given a set of m-bit flipflops with corresponding location and the netlist of flip-flops, place the merged flip-flops in clusters where clock tree wirelength can be reduced.
To consider clock tree topology during flip-flop merging, a pseudo clock tree based on Chang et al. [2012] is constructed every time after flip-flop merging. Chang et al. [2012] , constructed clock tree in a bottom-up fashion, and the merging points of the clock tree are represented by a binary tree. The organization of this section is as follows. We first explain on how to choose an appropriate sink position and then describe the framework integrating CTS with flip-flop merging.
Selecting the Appropriate Position to Relocate Merged Flip-Flops
A Deferred Merge Embedding (DME) [Edahiro 1993 ] based clock tree can be represented by a binary tree in which each sink is represented by a leaf node and nodes in each hierarchy level of binary tree represents merging points at different stages. A common practice in clock tree optimization is to position sinks in cluster such that the clock tree wirelength can be reduced [Papa et al. 2011] . Moving sinks towards the merging points in clock tree can orient placement of flip-flop such that they are placed in compact fashion. In this work, the clustering of sinks is achieved by moving sinks closer to the merging points of clock tree. Figure 9 illustrates different scenarios on moving sinks towards different merging points. Through empirical analysis, moving sinks toward the position of grandparent node in binary tree representation of merging points is most effective in reducing wirelength of clock network. 
Integrating Clock Tree Synthesis with Flip-Flop Merging
In this section, we present the CTS-driven flip-flop merging algorithm. Two graphs are constantly reconstructed. One graph is the intersection graph in flip-flop merging, and the other graph is the binary tree representation of merging points in clock tree. Figure 10 is a flow chart of the proposed framework. A pseudo CTS is performed every time after flip-flop merging. During construction of the clock tree, the selection of pairs of sinks to be merged significantly affects the quality of the clock tree. To achieve zero skew, a poor selection of merging candidates creates additional snaking wirelength, which increases the power consumption. To obtain a global view over the distribution of sinks, k-means clustering is performed to identify cluster of sinks within near proximity. The identified clusters then serve as the initial merging candidates for CTS. Figure 11 is an example using k-means clustering to construct clock tree topology. A similar technique is also applied in Papa et al. [2011] for latch bundling. When pseudo CTS is completed, each connected pair of nodes in CTS is compared with the edges in the intersection graph. If there is a match between a connected pair of sinks in CTS with an edge in the intersection graph, the edge in the intersection graph will be updated with a preferred merging point.
In the original flip-flop merging problem, flip-flops are iteratively merged until there is no more edge left in the intersection graph. To integrate with CTS, pseudo CTS needs to be performed to determine a preferable merging location before flip-flops can be merged in the next iteration. The preferable merging location for a pair of sinks is the position of the mutual grandparent node in a binary tree representation of a DME-based clock tree.
The detail of the framework is described as follows. The flip-flop library begins with one-bit or two-bit flip-flop type. One iteration of CTS is performed to construct the binary tree. Flip-flop merging is performed after one iteration of CTS; the maximum bit number of the multibit flip-flops is limited to two-bit. If there is a matched edge between the binary tree of the DME-based clock tree and the intersection graph, the merged flip-flop is positioned as close to the preferable merging point as possible. Figure 12 is an example of CTS driven flip-flop merging. Figure 12 
EXPERIMENTAL RESULT
To evaluate the effectiveness of our proposed algorithm, our algorithm is compared with previous works on flip-flop merging [Jiang et al. 2011; Wang et al. 2011; Chang et al. 2010] . Six testcases (c1∼c6) and flip-flop libraries are obtained Avg.
--1.048 --1.086 --1.000 [Chang et al. 2010] . Binary executables of the works [Jiang et al. 2011; Wang et al. 2011; Chang et al. 2010 ] are obtained from their respective corresponding authors. Executables from Jiang et al. [2011] , Wang et al. [2011] , and our work on flip-flop merging are performed under an Intel Xeon CPU 5160 Cent OS workstation running at 3.0 GHz. Executables from Chang et al. [2010] are performed under an Intel Core i3 CPU 550 Ubuntu workstation running at 3.2 GHz, since it is compiled with g++ 4.5.4. An evaluator is implemented to evaluate the number of flip-flop reductions, signal wirelength, and displacement of flip-flops. The evaluated results for executables are verified with the corresponding authors [Chang et al. 2010; Wang et al. 2011; Jiang et al. 2011] . Note that Wang et al. [2011] has a parameter λ to adjust weighting between the number of clock sinks and the signal wirelength and Jiang et al. [2011] have an additional signal wirelength-driven mode. Both binaries we obtained are configured to maximize the number of flip-flop reductions.
The CTS engine from Chang et al. [2012] is used to perform clock tree synthesis for all binaries after flip-flop merging is completed. This CTS engine is a DME-based CTS engine which can meet stringent slew and slack constraints considering process variation in the ISPD 2011 Clock Tree Synthesis Contest [Sze 2010] . A converter is implemented to convert the result after flip-flop merging to ISPD 2011 CTS benchmark format. In this work, process variation is set to zero, since the effect of process variation is not our primary concern. Tables II and III In Table IV , regarding an increase in signal wirelength, greedy flip-flop number reduction in Jiang et al. [2011] results in most increase in signal wirelength on all six testcases. In contrast, our work have 16.2% less signal wirelength compared to Jiang et al. [2011] . In comparison to Wang et al. [2011] and Chang et al. [2010] , our work has 0% to 6.8% less signal wirelength while having more flip-flop number reductions.
Flip-Flop and Signal Wirelength Reduction
When switching activity is high, an additional increase in dynamic power of signal wirelength may saturate power reduction in clock network. Table V presents total capacitance, including clock network and signal wirelength, in response to different adjustment of activity factor. Unit wire capacitance is set to 0.0002fF/nm, which follows the configuration in the ISPD 2010 CTS Contest [Sze 2010 ]. Switching activity is set to 1.00 for clock network and incrementally adjusted from 0.00 to 0.20 for signal wirelength. Our work on flip-flop merging has the least total capacitance on 10 out of 25 settings, while Jiang et al. [2011] has the least capacitance on 13 out 25 settings. In general, out work is more suitable for designs when switching activity is 0.15 or above, and Jiang et al. [2011] is more suitable for designs when the activity factor is 0.10 or less.
Average Displacement Distance for Merged Flip-Flops
In addition to analyzing a flip-flop's power and signal wirelength, we also analyze the average displacement of each merged flip-flop. Minimizing displacement of flipflops will try to create least perturbation to original placement. Table VI presents the results of the average displacement of merged flip-flops. For each merged flip-flop, we can identify which of the original flip-flops it merged together. Then displacement between the remembering flip-flop's original location and its final relocation position can be calculated. In all six testcases, the original flip-flop is given in one-bit or twobit. We perform analysis on all of the testcases for each executable and present the results by taking the average displacement for one-bit and two-bit flip-flops. Based on observation, the benefit of agglomerative clustering is two fold: it increases the least signal wirelength and creates the least perturbation to the original layout. In variation is set to 0.00. Capacitance of the sink for a one-bit flip-flop is set to 3.5 fF, 6.02 fF for a two-bit flip-flop, and 10.92 fF for a four-bit flip-flop. Table VII presents the total capacitance of clock network for all works, and Figure 15 presents the synthesized clock tree after flip-flop merging on testcase c3.
According to observations, the biggest gain from sink number reduction comes from power reduction in clock tree wirelength, rather than reduction in sink capacitance. Regarding testcase c5 in Table VII , our work on flip-flop merging yields 542 additional sinks, which reflects a 595.98 fF increase in sink capacitance and 2249.356 fF increase in wire capacitance. The increase in wire capacitance is roughly three times more than the increase in sink capacitance. We can overcome this gap by carefully relocating merged flip-flops in favor of clock tree synthesis. As seen in Table VII , our work on CTSdriven flip-flop merging can reduce wire capacitance in the clock network by an average of 7.82% and can reduce buffer capacitance in the clock network by an average of 6.71%. Figure 16 plots the sink capacitance and wire capacitance of the synthesized clock network. In Figure 16 , the magnitude on the reduction of sink capacitance due to flipflop merging is not as obvious as the reduction in wire capacitance. In Figure 16 
CONCLUSIONS
In this article, we proposed a flip-flop merging algorithm based on agglomerative clustering. Compared to previous works, our proposed algorithm can effectively minimize disruption to original placement while having more precise control over the increase in signal wirelength. In spite of additional considerations regarding increase in signal wirelength and disruption to original placement, our proposed flip-flop merging algorithm still outperforms those of Chang et al. [2010] and Wang et al. [2011] on all aspects in terms of number of flip-flop reductions, increase in signal wirelength, and execution time. Out of all binaries we have obtained, our proposed algorothm has minimum displacement of merged flip-flops. In consideration of clock tree power consumption, we further investigate the effect of flip-flop relocation on clock tree wirelength. Our proposed CTS-driven flip-flop merging can effectively reduce power consumption of the synthesized clock tree after flip-flop merging.
